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Abstract- Optical switches based on GaAslAlGaAs vertical-
cavity surface-emitting lasers and heterojunction phototransistors
are combined monolithically into new switching configurations
that perform optical logic and spatial routing in a dynamically
programmable manner. Using simple voltage control, many dif-
ferent logic and routing configurations, including AND and OR
gates with variable fan-out, can be implemented using the same
hardware.
I. INTRODUCTION
W E DESCRIBE the first experimental demonstration ofa novel optical switch that can be dynamically recon-
figured to perform both optical logic and the spatial routing
functions, thus providing the basis for functionally flexible,
programmable optical logic architectures. The technology is
based on the monolithic integration of vertical-cavity surface-
emitting lasers (VCSELs) and heterojunction phototransistors
(HPTs) or photothyristors (PNPNs) to form a new class of two-
dimensional binary optical switch nodes which, in addition to
logic and routing, also possess reconfigurability and a fan-out
capability. Efficient VCSEL-based optical switches have been
described previously, [IJ, [2J and single-stage optical logic
gates based on latching PNPNNCSEL switches [IJ and non-
latching HPTNCSEL switches [1]-[3J have demonstrated the
basic Boolean functions-AND, OR, INVERT, NAND, NOR,
and XOR. More complex Boolean functions can be derived
by optically cascading sequential logic gate arrays, which
requires critical optical packaging. This can be minimized
by reconfiguring a programmable logic gate array after each
processing cycle in conjunction with an optical buffer memory,
[1] so that a single logic array can be used repeatably to sim-
plify both the optical and optoelectronic hardware. To apply
this minimalist approach to arbitrary optical logic functions
requires a greater level of integration and programming of
the spatial routing [4J and logic functions. We will show
Manuscript received November 10, 1993; revised December 23, 1993.
B. Lu, P. Zhou, Y.-C. Lu and 1. Cheng are with the University of New
Mexico, Center for High Technology Materials, Albuquerque, NM 87131.
R. E. Leibenguth, A. C. Adams, and J. L. Zilko are with AT&T Bell
Laboratories Breinigsville, PA 18031.
K. L. Lear, J. C. Zolper, S. A. Chalmers and G. A. Vawter are with the
Sandia National Laboratory, Albuquerque, NM 87185.
IEEE Log Number 9216576.
below that our new optoelectronic switching technology can
combine the functions of routing, logic, and fan-out in a single,
dynamically programmable switching fabric.
The designs of the 1 x 2 and 2 x 2 binary optical switch,
plus their principal modes of logic and routing operations,
are shown in Fig. 1. The optical input port contains two
nearly contiguous but electrically-isolated HPT segments, each
controlled by a separate bias voltage (V, or l!2) and each
serially connected to a different VCSEL output port. Optical
input data impinge upon both segments in equal proportions,
and depending on the state of (V" V2 ) , which can be either ON
or OFF, the photoinduced and amplified current from the HPT
is routed alternatively to VCSEL #1 (1,0), to VCSEL #2 (0,
1), or to both veSELs (1, 1), where the data is regenerated
as an amplified optical output. Thus alternate routing as well
as an optical fan-out of 2 can be achieved.
The 2 x 2 switch consists of two 1 x 2 switches that
concatenate two nodes each containing a segmented HPT and a
VCSEL. Every HPT is connected to two veSELs (at least one
of which is associated with another node), and the VeSEL at
each node is similarly connected to two HPTs at different sites.
The in-plane interconnection of nodes functionally defines a
logic or a spatial routing function. Two nodes may share only
one (e.g., Omega network) or both (e.g., Banyan network)
input and output ports, depending on the routing network
topology. Routing is controlled by the states of the voltages
(V" V2 ) and (V~, VD, which provide a larger number of routing
configurations, including the important bypass (1, 0, 0, 1) and
exchange (0, 1, 1, 0) operations [4J. A reconfigurable multi-
stage switching network can be realized by optically cascading
arrays of suitably interconnected 2 x 2 switches, [4] which
define a specific routing topology with surface-normal optical
inputs and outputs.
The VeSEL at each node is connected to two HPTs from
different nodes and thus sums the amplified photocurrents
generated by optical inputs A and B . Since the VeSEL is
a thresholding device, these sums can determine the logic
outcome A-OR-B (A+B) or A-AND-B (A·B), depending on
whether the two optical inputs can individually or collectively
produce a sufficient current to switch on the VeSEL. By
controlling the prebias or the threshold of each switch, either
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Fig. 1. The design and operating principles of a 2 x 2 binary optical switch, showing the logic configurations (a) (1, 0, I, 0), (b) (1, I, I, I), and
(c) (1, I, 1, 0) with variable fan-out. The monolithic layout of the switch is shown in (d). Depending on the optical input signal and bias levels, either
A-OR-B logic or A-AND-B logic can be implemented.
AND or OR logic operation can be realized, and the optically
amplified logic output can emerge from either or both VC-
SELs. The control voltages (VI, V2 , V2,Vi) completely specify
the logic and routing functions of the switch. When either
Vi = V{ or V2 = V2 is activated (Fig. la), the optical logic
output emerges from port A (I, 0, I, 0) or port B (0, 1, 0,
I), respectively, with a fan-out of 1. When both nodes are in
the ON-state (1, 1, I, 1), the logic output emerges from both
ports with a fan-out of 2 (Fig. I(b)). In the (I, I, I, 0) or the
(0, 1, I, 1) configuration (Fig. I(c)), the logic output emerges
from one of the output ports, while A or B is routed to the
other. The 2 x 2 switch thus performs the binary optical logic
functions (A . B) and (A +B), and routes the output to either
or both output ports, with all the controls provided by a set
of control voltages.
The binary switch, whose detailed structure and fabrication
are described elsewhere [5], consists of an n-p-n GaAsIAIGaAs
HPT structure (emitter-up configuration) that is epitaxially re-
grown on a top-surface-emitting GaAs/AIGaAs VCSEL struc-
ture (lasing wavelength ~ 850 nm) by molecular beam epitaxy
(MBE), and the two are electrically isolated by an undoped
GaAs layer. The monolithic 2 x 2 switch layout (Fig. I(d))
shows two segmented HPT input ports and two VCSEL output
ports, with counter-propagating optical inputs and outputs
occurring at the same (epitaxial) surface. The active area (20
J1m diameter) of each VCSEL is defined by a single 335 keV
proton implant, and all the VCSELs and HPTs are electrically
isolated by a multiple-energy, multiple-dose proton implant.
The HPT segments at each node are isolated by a narrow
etched trench. The threshold of the VCSELs is 4-6 rnA, their
slope efficiency Tis is between 30-60%, and the optical current
gain (3 of the HPTs ranges from 70 to 100.
To demonstrate the logic operation of the HPTNCSEL
switch, input optical data containing a dc and a pulsed com-
ponent is incident on both HPT segments. The de intensity
is adjusted so that the amplified photocurrent prebiases the
VCSEL below threshold, while the pulsed optical logic inputs
then singly or collectively bring the VCSEL above threshold to
produce a logic output. Taking into account various systemic
losses (~ 75%), a total input intensity of ~ 500 J1W, including
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Fig. 2. Experimental demonstration of the optical logic functions (a) A +B,
and (b)A . B, using the a 2 x 2 optical switch operating in the (I, 0, 1, 0)
configuration.
(3 ~ 100, and the VeSELs have a threshold of 4 mA. Another
logic configuration that further demonstrates the flexibility of
the 2 x 2 switch is the (1, 1, 1, 0) mode shown in Fig. l(c)
and experimentally demonstrated in Fig. 4(a), in which the
logic output (A +B) or (A· B) emerges from one output port
(VeSEL #1), while A or B is routed to the other (VeSEL #2)
under the control of the routing voltage pulses. Here A and
B are two continuous pulse trains with different frequencies
and amplitudes. Output channel 1 contains only the pulses
of A, while output channel 2 contain the pulses of both A
and B, which are logically summed. Note that the (1, 1,
1, 0) and (1, 0, 1, 0) configurations are logically identical,
differing only in the presence of the control voltage V2, which
causes a second photocurrent fA to be generated and routed
to VeSEL #2 to produce a replica of the input A. Since the
two segments of each HPT are electrically isolated, neither V2
nor the photocurrent that it produced can affect the operation
of the remaining logic function, which is otherwise identical
to that of the (1, 0, 1, 0) case.
Fig. 4(b) shows the optical response of the HPTNeSEL
switch to an optical input pulse (20 ns wide) with a sub-
threshold de optical prebias. The rise time of the output pulse
is ~ 3 ns, but its pulse width (~ 15 ns) appears to be narrower
than that of the input pulse. The switching speed is governed
mainly by the fall time of the HPT, which is quite long due to
its large area (40 JLm x 80 JLm). But since lasing ceases as soon
as the collector current falls below threshold, this occurs in a
time (~ 15 ns) shorter than that required to fully discharge




100-200 JLW for the data pulses, is needed to bring the VeSEL
above threshold to a region of high slope efficiency.
The 2 x I mode of operation (logic with a fan-out of
I) is selected by setting the (pulsed) control voltages of the
2 x 2 switch for the (1, 0, 1, 0) configuration (Fig. l(a)).
The amplitude of these voltages (5.5 V), chosen to bias the
VeSEL above threshold (2.3 V) and to bias the HPTs in the
gain region (2 V), is also partly distributed across the series
resistance of the VeSEL (~ 100 n). The inputs A and B are
synchronous optical pulse patterns (850 nm, 10 MHz, 3D-50
ns pulse width) that are incident on the HPTs in channels
1 and 2, respectively. In the (1, 0, 1, 0) configuration, their
amplified photocurrents are routed to and summed by VeSEL
# 1. By adjusting the de components of A and B to prebias the
VeSEL at different levels below threshold (100 JLW each for
A+B, and 0 JLW for A· B), the pulsed logic inputs of A and B
(200 JLW) can then either individually or collectively drive the
VeSEL above threshold to produce the amplified optical logic
outputs (A +B) and (A· B), respectively. In the experimental
demonstration of (A + B) logic in Fig. 2(a), VeSEL # 1 is
switched on whenever pulses appear in either or both inputs A
and B (total power ~ 550 JLW). The logic output can emerge
from either channell or channels 2 by selecting the (1, 0,
1, 0) or (0, 1, 0, 1) configuration, respectively. When pulses
are present in both A and B, the larger summed photocurrent
drives the VeSEL further above threshold, thus producing a
higher output power (250 JLW average) than when only A or
B is present. This is not a serious defect for cascaded OR-gate
operation, since switching can be effected by any optical signal
exceeding an optical threshold. However, it does broaden the
optical output pulse, since the HPT must disccharge further
before its collector current falls below the VeSEL threshold.
Part of the broadening is also due to differences in the charging
delays in the HPT associated with the individual photocurrents
produced by A and B, which may not be exactly the same due
to differences in optical coupling into the HPT. Both of these
effects can be substantially reduced by improved design.
By removing the de bias, the amplitudes of the pulses in
A or B alone no longer have sufficient intensity to switch
on the VeSEL (1 + 0 = 0 + 1 = 0). Only when pulses
are present in both A and B will sufficient photocurrent be
generated to collectively bring the VeSEL above threshold
(1 + 1 = 1). The (A . B) logic operation is demonstrated in
Fig. 2(b), using 200 JLW pulses (50 ns wide) without a de
prebias. The total power incident on A and B is thus 400 JLW,
and the average output power of the VeSEL is 100 JLW. The
expected optical gain (G ~ 5) based on the values of (3and 1)8
is not observed, due largely to gain compression in the HPT
at above-threshold current densities. With improvements in 1)8
and (3, a much higher optical gain can be achieved to facilitate
the optically cascaded operation of multi-stage switching or
sequential optical logic.
Logic operations (A . B) and (A . B) with a fan-out of
two are experimentally demonstrated in Figs. 3(a) and 3(b),
respectively, using a 2 x 2 switch operating in the (1, 1,
1, 1) configuration (Fig. l(b)).The logic outputs, which are
qualitatively similar to those of Fig. 2, now emerge from
both output channels (fan-out of 2). For these experiments,

























Fig. 3. Experimental demonstration of the logic function (a) A + B, and
(b) A . B, with an optical fan-out of two, using a 2 x 2 switch operating in
the (1, 1, 1, 1) configuration.
This differs from Fig. 2, in which the optical output pulse is
broadened, in two ways. First, the VCSEL is driven not as
far above threshold and thus the HPT needs not discharge as
much, and second, there is no differential charging delay since
a single optical input is used. Logic operations at 20-50 Mb/s
can be achieved using the present devices, and by reducing
the HPT size, improving f3 and 'r/s, a switching speed in the
hundreds of Mb/s range is possible.
In conclusion, we have described the design and experimen-
tal demonstration of a reconfigurable binary optical switch that
can perform optical routing and logic functions in many dif-
ferent spatial configurations. By combining logic and routing
in a single programmable switching fabric, we have a potential
technology for a programmable optical logic gate array.
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